

WHAT IS CLAIMED IS:

1. A nonvolatile semiconductor memory device comprising:

a semiconductor substrate;

5 a memory cell portion on the semiconductor substrate in which a plurality of memory cells each having a charge storage layer are formed;

10 a peripheral circuit portion on the semiconductor substrate in which a circuit for controlling the memory cells is formed;

a plurality of active regions formed in each of the memory cell portion and the peripheral circuit portion and isolated from one another by a plurality of trenches;

15 insulating films with which the trenches are filled;

bird's beak-shape oxide films formed between the active regions and the charge storage layers of the memory cell portion; and

20 bird's beak-shape oxide films formed between the active regions and gate electrodes of the peripheral circuit portion, the bird's beak-shape oxide films being thicker than the bird's beak-shape oxide films formed between the active regions and the charge
25 storage layers of the memory cell portion.

2. A nonvolatile semiconductor memory device comprising:

a semiconductor substrate;

a memory cell portion on the semiconductor substrate in which a plurality of memory cells each having a charge storage layer are formed;

5 a peripheral circuit portion on the semiconductor substrate in which a circuit for controlling the memory cells is formed;

10 a plurality of active regions formed in each of the memory cell portion and the peripheral circuit portion and isolated from one another by a plurality of trenches;

oxidation resisting films formed on inner walls of the trenches and side walls of the charge storage layers in the memory cell portion;

15 insulating films with which the trenches are filled;

gate insulating films formed between the active regions and the charge storage layers of the memory cell portion; and

20 gate insulating films formed between the active regions and gate electrodes of the peripheral circuit portion.

3. The nonvolatile semiconductor memory device according to claim 2; wherein the oxidation resisting
25 films are silicon nitride films.

4. A nonvolatile semiconductor memory device comprising:

a semiconductor substrate;

a memory cell portion on the semiconductor substrate in which a plurality of memory cells each having a charge storage layer are formed;

5 a peripheral circuit portion on the semiconductor substrate in which a circuit for controlling the memory cells is formed;

10 a plurality of active regions formed in each of the memory cell portion and the peripheral circuit portion and isolated from one another by a plurality of trenches;

oxidation resisting films formed only on side walls of the trenches and only on side walls of the charge storage layers in the memory cell portion;

15 insulating films with which the trenches are filled;

gate insulating films formed between the active regions and the charge storage layers of the memory cell portion; and

20 gate insulating films formed between the active regions and gate electrodes of the peripheral circuit portion.

25 5. The nonvolatile semiconductor memory device according to claim 4, wherein the oxidation resisting films are silicon nitride films.

6. A nonvolatile semiconductor memory device comprising:

a semiconductor substrate;

a memory cell portion on the semiconductor substrate in which a plurality of memory cells each having a charge storage layer are formed;

5 a peripheral circuit portion on the semiconductor substrate in which a circuit for controlling the memory cells is formed;

10 a plurality of active regions formed in each of the memory cell portion and the peripheral circuit portion and isolated from one another by a plurality of trenches;

insulating films with which the trenches are filled; and

15 oxi-nitride films formed between the active regions and the charge storage layers of the memory cell portion; and

oxide films formed between the active regions and gate electrodes of the peripheral circuit portion.

20 7. A nonvolatile semiconductor memory device comprising:

a semiconductor substrate;

a memory cell portion on the semiconductor substrate in which a plurality of memory cells each having a charge storage layer are formed;

25 a peripheral circuit portion on the semiconductor substrate in which a circuit for controlling the memory cells is formed;

09876019-060801

5 oxidation resisting films formed on the inner
walls of the trenches in the peripheral circuit
portion;

10 gate insulating films formed between the active regions and the charge storage layers of the memory cell portion; and

8. The nonvolatile semiconductor memory device according to claim 7, wherein the oxidation resisting films are oxi-nitride films.

10. The nonvolatile semiconductor memory device
according to claim 9, wherein the oxidation resisting
25 films formed on inner walls of the trenches and the
side surfaces of the charge storage layers in the

5

10

20

25

13. The nonvolatile semiconductor memory device according claim 11, wherein a bias potential with

which a sub-threshold current flows is applied to the peripheral transistor when the operation of the peripheral transistor is on standby.

14. The nonvolatile semiconductor memory device
5 according to claim 11, wherein the gate electrodes of the memory cell transistors is self-aligned to the embedded device isolating region in the memory cell array portion.

15. The nonvolatile semiconductor memory device
10 according to claim 11, wherein the memory cell transistor is a memory cell of a nonvolatile semiconductor memory including a charge storage layer.

16. A method of manufacturing a nonvolatile semiconductor memory device having constituted by a
15 shallow trench isolation and including a memory cell portion having a charge storage layer and a peripheral circuit portion of the memory cell portion, the method of manufacturing a nonvolatile semiconductor memory device comprising the steps of:

20 forming a polycrystalline silicon layer on a silicon substrate through an insulating film;

providing a plurality of shallow trench isolation portions each having a bottom and formed to surround an active region for the silicon substrate by etching,
25 in a self-aligned manner, the polysilicon layer, the insulating film and the silicon substrate in order to form an active region;

FOR 90-5103/860

coating only the memory cell portion with a film
5 having oxidation resistance; and

17. The method of manufacturing a nonvolatile
semiconductor memory device according to claim 16,
wherein the oxidation resisting films are silicon
nitride films.

19. A method of manufacturing a nonvolatile
semiconductor memory device having an active region
constituted by a shallow trench isolation and including
25 a memory cell portion having a charge storage layer and
a peripheral circuit portion of the memory cell

portion, the method of manufacturing a nonvolatile semiconductor memory device comprising the steps of:

forming a polycrystalline silicon layer on a silicon substrate through an insulating film;

5 providing a plurality of shallow trench isolation portions each having a bottom and formed to surround an active region for the silicon substrate by etching, in a self-aligned manner, the polysilicon layer, the insulating film and the silicon substrate in order to
10 form an active region;

rounding edges of opposite surfaces of the active region and the polysilicon layer by oxidation;

coating only the memory cell portion with a film having oxidation resistance;

15 selectively removing the oxidation resisting films so that the oxidation resisting films are left only on side walls of the charge storage layers and only on side walls of the trenches in the memory cell portion; and

20 performing further-oxidation, after the oxidation resisting films has been selectively removed, to provide a bird's beak-shape oxide film, the thickness of which is larger than the thickness of a bird's beak-shape oxide film in the memory cell portion, between
25 ends of the opposite surfaces of the silicon substrate and the polysilicon layer.

20. The method of manufacturing a nonvolatile

layer, the insulating film and the silicon substrate in the memory cell portion; and

forming a bird's beak-shape oxide film, the thickness of which is smaller than the thickness of the bird's beak-shape oxide film formed in the peripheral circuit portion, by oxidizing ends of opposite surfaces of the active region and the polysilicon layer in the memory cell portion after the second shallow trench isolation portion has been formed.

23. A method of manufacturing a nonvolatile semiconductor memory device having an active region constituted by a shallow trench isolation and including a memory cell portion having a charge storage layer and a peripheral circuit portion of the memory cell portion, the method of manufacturing a nonvolatile semiconductor memory device comprising the steps of:

forming an oxidation resisting film on a silicon substrate through an insulating film;

selectively removing the oxidation resisting film and the insulating film in the memory cell portion;

forming a tunnel oxide film in the memory cell portion and nitrifying the tunnel oxide film to form the tunnel film into an oxi-nitride film;

forming a polysilicon layer on the tunnel oxi-nitride film in the memory cell portion and the oxidation resisting film in the peripheral circuit portion;

TOP SECRET

providing a shallow trench isolation portion for the memory cell portion and the peripheral circuit portion by, in a self-aligned manner, etching the polysilicon and the silicon substrate; and

5 providing a bird's beak-shape oxide film, the thickness of which is larger than the thickness of the memory cell portion, for the peripheral circuit portion by providing a bird's beak-shape oxide film for ends of opposite surfaces of the active region and the
10 polysilicon layer by performing oxidation after the shallow trench isolation has been formed.

24. A method of manufacturing a nonvolatile semiconductor memory device having an active region constituted by a shallow trench isolation and including
15 a memory cell portion having a charge storage layer and a peripheral circuit portion of the memory cell portion, the method of manufacturing a nonvolatile semiconductor memory device comprising the steps of:

forming a polysilicon layer on a silicon substrate
20 through an insulating film;

forming a shallow trench isolation portion to form an active region by, in a self-aligned manner, etching the polysilicon layer and the silicon substrate;

rounding ends of opposite surfaces of the active
25 region and the polysilicon by oxidation;

coating only the memory cell portion with a silicon film;

09876019-060801
108090-5T09/850

performing further-oxidation after coating with the silicon film has been performed to provide a bird's beak-shape oxide film, the thickness of which is larger than the thickness of the memory cell portion, for a space between ends of opposite surfaces of the silicon substrate and the polysilicon layer in the peripheral circuit portion; and

forming the silicon film covering the memory cell portion into an oxide film.

25. The method of manufacturing a nonvolatile semiconductor memory device according to claim 24, wherein the silicon film coated on the memory cell portion is an amorphous silicon film.

26. A method of manufacturing a nonvolatile semiconductor memory device having an active region constituted by a shallow trench isolation and including a memory cell portion having a charge storage layer and a peripheral circuit portion of the memory cell portion, the method of manufacturing a nonvolatile semiconductor memory device comprising the steps of:

forming a polysilicon layer serving as an insulating film and a charge storage layer for a silicon substrate;

forming a shallow trench isolation portions by etching the polysilicon layer and the silicon substrate in a self-aligned manner; and

forming a silicon oxi-nitride film on the inner

097019-060801

walls of the trenches and the side walls of the polysilicon layer.

27. The method of manufacturing a nonvolatile semiconductor memory device according to claim 26,
5 wherein the process for forming the silicon oxi-nitride film on the inner walls of the trenches and the side wall of the polysilicon layer is a process for performing an oxide nitrifying process to form a silicon oxi-nitride film after the silicon oxide films
10 have been formed on the inner walls of the trenches and the side walls of the polysilicon layer.

28. A method of manufacturing a semiconductor apparatus such that a portion of gate insulating film of MOS transistor is formed before formation of a
15 device isolation and a remaining portion of the gate insulating film is formed after formation of the device isolation, the method of manufacturing a semiconductor apparatus comprising the step of:

forming an MOS transistor in such a manner that
20 the curvature of ends of an active region of the MOS transistor having a gate insulating film which is formed after formation of the device isolation is larger than the curvature of the end of an active region of the MOS transistor having a gate insulating
25 film which is formed before formation of the device isolation.

29. A method of manufacturing a semiconductor

09076019-060804

apparatus such that a nonvolatile semiconductor memory
is manufactured which includes a memory cell array
region and a peripheral transistor region in which
peripheral circuit transistors of the memory cell array
5 region are formed, the method of manufacturing a
semiconductor apparatus comprising the steps of:

forming a first gate insulating film for a memory
cell transistor on the overall surface of a
semiconductor substrate and forming a polysilicon film
10 and an insulating film on the first gate insulating
film;

providing trenches for forming device isolating
regions for the insulating film, the polysilicon film,
the first gate insulating film and the semiconductor
15 substrate;

covering the memory cell array region and removing
the first gate insulating film on ends of an active
region of the peripheral transistor region;

oxidizing the surfaces of the trenches and
20 surfaces between the ends of the active region of the
peripheral transistor region and the polysilicon film
on the ends;

embedding embedded insulators in the trenches to
smooth the overall surface;

25 removing the insulating film on the polysilicon
film;

removing the polysilicon film and the first gate

09876049-060301
T03030-5 T032850

insulating film in the peripheral transistor region and forming a second gate insulating film for the peripheral circuit transistor;

5 forming, in the memory cell array region, a laminated gate structure having the polysilicon film as a charge storage layer and forming, in the peripheral transistor region, a gate electrode on the second gate insulating film; and

10 selectively introducing impurities serving as a source/drain of the transistor into the surface layer of the substrate.

30. A method of manufacturing a semiconductor apparatus such that a nonvolatile semiconductor memory is manufactured which includes a memory cell array
15 region and a peripheral transistor region in which peripheral circuit transistors of the memory cell array region are formed, the method of manufacturing a semiconductor apparatus comprising the steps of:

20 forming a first gate insulating film for a memory cell transistor on the overall surface of a semiconductor substrate and forming a polysilicon film on the first gate insulating film;

25 providing trenches for forming device isolating regions for the polysilicon film, the first gate insulating film and the semiconductor substrate;

embedding embedded insulators in the trenches to smooth the overall surface;

0987049-060301

providing an inter-gate insulating film for insulating a charge storage layer and a control gate electrode of the memory cell transistor from each other for the overall surface of the substrate;

5 removing the inter-gate insulating film, the polysilicon film and the gate insulating film in the peripheral transistor region to expose the active region;

10 etching edges of ends of the exposed active region in the peripheral transistor to form a round shape;

providing a second gate insulating film for the peripheral circuit transistor in the peripheral transistor region;

15 providing a laminated gate structure including the polysilicon film as a charge storage layer for the memory cell array region and providing a gate electrode on the second gate insulating film for the peripheral transistor region; and

20 selectively introducing impurities serving as a source/drain of the transistor into the surface layer of the substrate.

09876049-060301